Pipeline Architecture Images to Pipelines
Gateway elements available to convert a 2D image into a 1D pixel stream, and back again
Pixel Delay elements to align multiple pipelines
Delay Line elements to buffer up multiple lines for vertical scoped operations
Pipelines can be sent to a memory surface which can be randomly accessed by host CPU
Pipelines can also be sent directly to the PCIbus with board running as a bus master block transfers